Please use this identifier to cite or link to this item: https://scidar.kg.ac.rs/handle/123456789/10823
Full metadata record
DC FieldValueLanguage
dc.contributor.authorMilovanović, Vladimir-
dc.contributor.authorPetrović, Marija-
dc.date.accessioned2021-04-20T16:45:55Z-
dc.date.available2021-04-20T16:45:55Z-
dc.date.issued2019-
dc.identifier.urihttps://scidar.kg.ac.rs/handle/123456789/10823-
dc.description.abstract© 2019 IEEE. A configurable fast Fourier transform (FFT) engines and their inverse counterparts are indispensable in modern wireless communication and radar systems. The FFT processors are usually customized per use case. Therefore, a design generator of single-path delay feedback type of an FFT processor, that permits continuous input and output data streaming has been captured inside Chisel hardware construction language. It supports a wide range of parameter settings, like input data and twiddle factor widths, FFT sizes and number of stages, three radices, different scaling and rounding methods after each butterfly or dragonfly stage, among others, thus enabling an agile design space exploration. A comparison with commercially available FFTs which were specifically tailored for the particular FPGA platforms proves that FFT generator instances can be both performance-And resource-competitive with state of the art designs.-
dc.rightsrestrictedAccess-
dc.source2019 IEEE 31st International Conference on Microelectronics, MIEL 2019 - Proceedings-
dc.titleA Highly parametrizable chisel hcl generator of single-path delay feedback fft processors-
dc.typeconferenceObject-
dc.identifier.doi10.1109/MIEL.2019.8889581-
dc.identifier.scopus2-s2.0-85075369105-
Appears in Collections:Faculty of Engineering, Kragujevac

Page views(s)

140

Downloads(s)

8

Files in This Item:
File Description SizeFormat 
PaperMissing.pdf
  Restricted Access
29.86 kBAdobe PDFThumbnail
View/Open


Items in SCIDAR are protected by copyright, with all rights reserved, unless otherwise indicated.