Please use this identifier to cite or link to this item: https://scidar.kg.ac.rs/handle/123456789/15883
Full metadata record
DC FieldValueLanguage
dc.contributor.authorKrcum D.-
dc.contributor.authorGlavonjic D.-
dc.contributor.authorMihajlović V.-
dc.contributor.authorSaranovac, Lazar-
dc.contributor.authorMilovanović, Vladimir-
dc.contributor.authorMilosavljević, Ivan-
dc.date.accessioned2023-02-08T16:00:41Z-
dc.date.available2023-02-08T16:00:41Z-
dc.date.issued2022-
dc.identifier.issn0020-7217-
dc.identifier.urihttps://scidar.kg.ac.rs/handle/123456789/15883-
dc.description.abstractA fully integrated 2-transmitter–4-receiver (2TX–4RX) multiple-input multiple-output (MIMO) radar front-end in the 57–64-GHz band for short-range applications is presented in this paper. The proposed architecture with 8 elements within a one-dimensional virtual array enables theoretical angular resolution down to (Formula presented.). The TX chains operate in time-division multiplexing (TDM) mode, and each delivers 12 dBm of saturated output power with output-referred 1-dB compression point (OP1dB) larger than 5 dBm over 7-GHz bandwidth. The millimeter-wave (mm-wave) part of the RX chains has a noise figure lower than 13 dB, and a conversion gain of 17 dB in the 60-GHz unlicensed band. The receiver chain shows a maximum conversion gain of 77 dB, while achieving an input-referred 1-dB compression point (IP1dB) greater than–12.5 dBm, including baseband circuitry. The programmable baseband processing chain with 60-dB gain allows beat frequency selection in the frequency range from 100 kHz up to 1.3 MHz. Linear chirps are synthesized using a fractional-N phase-locked loop (PLL) with a fundamental voltage-controlled oscillator (VCO). The integrated system includes a programmable multiplying delay-locked loop (MDLL) which scales-up external high purity 40-MHz frequency reference to a referent 240-MHz clock used in the frequency-modulated continuous-wave (FMCW) synthesizer. The front-end is implemented in a 130-nm SiGe:C BiCMOS process. The chip occupies an area of 12 mm2 including pads and consumes 930 mW, combined from 1.2-V and 3.3-V supplies.-
dc.rightsinfo:eu-repo/semantics/restrictedAccess-
dc.sourceInternational Journal of Electronics-
dc.titleA fully integrated 2TX–4RX 60-GHz FMCW radar transceiver for short-range applications-
dc.typearticle-
dc.identifier.doi10.1080/00207217.2022.2062793-
dc.identifier.scopus2-s2.0-85129816640-
Appears in Collections:Faculty of Engineering, Kragujevac

Page views(s)

389

Downloads(s)

7

Files in This Item:
File Description SizeFormat 
PaperMissing.pdf
  Restricted Access
29.86 kBAdobe PDFThumbnail
View/Open


Items in SCIDAR are protected by copyright, with all rights reserved, unless otherwise indicated.